

In the Claims

Please amend the claims as follows:

1        1. (Currently Amended) A method for emulation communications  
2        via a test data input port and boundary-scan architecture providing  
3        serial access to a serial connection of a plurality of registers  
4        disposed in a plurality of modules, each of the plurality of  
5        modules including at least one of the plurality of registers,  
6        comprising the steps of:  
7        selecting for communication one of said plurality of modules,  
8        nonselected modules being nonresponsive to data on said serial  
9        connection;  
10       supplying to the test data input port for communication to the  
11       boundary-scan architecture a serial signal having a number of bits  
12       greater in number than a number of bits of the serial connection of  
13       the plurality of registers, each bit of said serial signal having a  
14       first ~~logic~~ digital state;  
15       following supply of said serial signal, supplying to the test  
16       data input port for communication to the boundary-scan architecture  
17       a single start bit having a second ~~logic~~ digital state opposite to  
18       said first ~~logic~~ digital state followed by a predetermined number  
19       of data bits;  
20       at said selected module detecting said single start bit within  
21       the boundary-scan architecture and storing said predetermined  
22       number of data bits.

1       2. (Original) The method of claim 1, wherein:  
2       said step of storing said predetermined number of data bits  
3       consists of storing said predetermined number of data bits in a  
4       program visible data register.

1 3. (Original) The method of claim 1, further comprising:  
2 at said selected module, interpreting said predetermined  
3 number of data bits as an instruction and performing a function  
4 corresponding to said instruction.

1 4. (Currently Amended) The method of claim 1, wherein the  
2 boundary-scan architecture includes a test data output port  
3 following a last of the serial connection of registers, the method  
4 further comprising:

5 at said selected module, identifying a predetermined number of  
6 data bits to be transmitted, supplying a serial signal having said  
7 first ~~logic~~ digital state to following registers in the serial  
8 connection of the plurality of registers for a predetermined number  
9 of bits and supplying to following registers in the serial  
10 connection of the plurality of registers a single start bit having  
11 a second ~~logic~~ digital state opposite to said first ~~logic~~ digital  
12 state followed by said predetermined number of data bits.

1 5. (Currently Amended) The method of claim 1, wherein:  
2 said first ~~logic~~ digital state is 1; and  
3 said second ~~logic~~ digital state is 0.

1 6. (Currently Amended) A digital electronic module comprising:  
2 a serial scan path having a serial input and a serial output  
3 and connecting through a plurality of data registers within the  
4 digital electronic module;

5 a start bit detector having a ~~serial~~ start bit detector input  
6 input, a ~~serial~~ start bit detector output and an alternative data  
7 output, said start bit detector monitoring serial data received at  
8 said ~~serial~~ start bit detector input and coupling serial data  
9 received at said ~~serial-data~~ start bit detector input to said  
10 ~~serial-data~~ start bit detector output except upon detection of a

11 number of serial bits greater than a first predetermined number  
12 having a first ~~logic~~ digital state followed by a single start bit  
13 having a second ~~logic~~ digital state opposite to said first ~~logic~~  
14 digital state coupling a second predetermined number of bits of  
15 serial data received at said ~~serial data~~ start bit detector input  
16 to said alternative data output;

17 an alternative data input register connected to said  
18 alternative data output of said start bit detector for receiving  
19 and storing data output by said start bit detector on said  
20 alternative data output;

21 an input switch having a serial test data input and a mode  
22 input, said input switch connecting said serial test data input to  
23 said serial data input of said serial scan path upon receiving a  
24 ~~normal~~ serial scan path mode signal at said mode input and  
25 connecting said serial test data input to said serial data input of  
26 said start bit detector upon receiving an ~~alternative~~ alternate  
27 data transfer protocol mode signal at said mode input; and

28 an output switch having a test data output, said output switch  
29 connecting said serial data output of said serial scan path to said  
30 test data output upon receiving said ~~normal~~ serial scan path mode  
31 signal on said mode input and connecting said serial data output of  
32 said start bit detector to said test data output upon receiving  
33 said ~~alternative~~ alternate data transfer protocol mode signal at  
34 said mode input.

1 7. (Currently Amended) The digital electronic module of claim  
2 6, wherein:

3 said first ~~logic~~ digital state is 1; and  
4 said second ~~logic~~ digital state is 0.

1 8. (Previously Added) The digital electronic module of claim  
2 6, further comprising:

3 a bypass path connecting said input switch and said output  
4 switch;

5 said input switch further connecting said serial test data  
6 input to said bypass path upon receiving a bypass path mode signal  
7 at said mode input; and

8 said output switch further connecting said bypass path to said  
9 test data output upon receiving said bypass path mode signal at  
10 said mode input.

1 9. (Previously Added) The digital electronic module of claim  
2 6, further comprising:

3 a digital circuit connected to said alternative data input  
4 register operable to employ data stored in said alternative data  
5 input register.

1 10. (Previously Added) The digital electronic module of claim  
2 9, wherein:

3 said digital circuit includes a programmable digital processor  
4 core.

1 11. (Previously Added) The digital electronic module of claim  
2 10, wherein:

3 said programmable digital processor core employs data stored  
4 in said alternative data input register as an instruction  
5 controlling execution by said programmable digital processor core.

1 12. (Currently Amended) The digital electronic module of  
2 claim 9, further comprising:

3 an alternative data output register connected to said digital  
4 circuit storing data specified by said digital circuit;

5 a start bit generator connected to said alternative data  
6 output register and said output switch, said start bit generator

7 generating a serial signal having a predetermined number of bits,  
8 each bit of said serial signal having a first ~~logic~~ digital state,  
9 generating a start bit having said second ~~logic~~ digital state  
10 followed by data stored in said alternative data output register;  
11 and  
12 said output switch further connecting said serial signal, said  
13 start bit and said data stored in said alternative data output  
14 register to said test data output.

---